NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions. We are looking for special individuals with passion and desire to deliver innovative products. Together, we will build the next generation of life changing custom SOCs. If you are a motivated individual that understands how complex SOC and IPs are built, and understand various development cycles, this is your place to be.What you'll be doing:Responsible for ASIC design verification for various IPs at IP and SOC levelsResponsible for reference model development and integrationParticipate in IP/SOC architecture, micro-architecture reviews, interface with Architecture, SW/FW, Design, and Modeling to work out comprehensive first-time right verification plansContribute to the innovative verification methodology development, functional and code coverage closure.Work on the complex TB creation, direct/random tests and drive the function and coverage to closure.Contribute to the development of silicon and platform verification strategy and methodologyTriage the fail on SOC level with SOCV/EMU/SW teamCollaborate with IP development teams, and participate in, and support soft and hard IP identification, selection, and IP licensingWhat we need to see:Clear understanding of complexities involved with various design verification tools, including Synopsys VCS or Cadence Xcelium Simulator, Verdi, JasperGold or VC FormalTrack record of first-pass success in ASIC DevelopmentB.S. or M.S. degree in Computer Engineering or Electrical EngineeringExperience working across multiple projects and adjusting priorities in partnership with stakeholders5+ years of experience owning processing ASIC, IP or SoC design verificationExperience managing and delivering complex mixed language UVM and C++ testbenchesAbility to interpret functional specs and creating comprehensive test plansAbility to write directed and constraint random test to achieve coverage-driven verification closureStrong programming skills in C++/SystemC. Familiar with the GDB debugging.Experience developing tools and infrastructure using Perl or PythonWays to stand out from the crowd:Hands-on experience with AMBA protocols such as AXI, ACE, CHI, etc.Hands-on experience with complex subsystems in new technologies like ARM CPU complex, LPDDR, HBM, GPU’s, DLA, PCIE or Network on chip and with performance verification
